Performance Enhancement in Multicore Processors

The growing number of cores increases the demand for a powerful memory subsystem which leads to enhancement in the size of caches in multicore processors. Caches are responsible for giving processing elements a faster, higher bandwidth local memory to work with. This text presents an analysis to study the impact of cache size on performance of Multi-core processors by varying L1 and L2 cache size on the multicore processor with internal network (MPIN) referenced from NIAGRA architecture. The effect of interconnections on the performance of multicore processors has been analyzed and a novel scalable, on-chip interconnection mechanism (INOC) for multicore processors has been proposed. A full system simulator multi2sim has been used to analyze the performance of different proposed architectures using Splash2 benchmark.