✍️ 🧑‍🦱 💚 Autor:innen verdienen bei uns doppelt. Dank euch haben sie so schon 411.512 € mehr verdient. → Mehr erfahren 💪 📚 🙏

Low Power Asynchronous Logic design for Viterbi Decoders

Low Power Asynchronous Logic design for Viterbi Decoders

von Sakthivel Palaniappan und T. Kalavathi Devi Sakthivel
Softcover - 9786139851294
39,90 €
  • Versandkostenfrei
Auf meine Merkliste
  • Hinweis: Print on Demand. Lieferbar in 2 Tagen.
  • Lieferzeit nach Versand: ca. 1-2 Tage
  • inkl. MwSt. & Versandkosten (innerhalb Deutschlands)

Autorenfreundlich Bücher kaufen?!

Beschreibung

This book discusses the design of asynchronous logic and its importance in digital design. Most of the decoders designed and fabricated today are synchronous. The problem of clock skew is a major challenge in the synchronous design. Alternatively, asynchronous systems are becoming familiar as they are not in need of global clock, as these systems are locally synchronized by means of communication protocols. Asynchronous VLSI architecture for a Viterbi decoder is designed using Quasi Delay Insensitive (QDI) templates and Differential Cascode Voltage Switch Logic (DCVSL). It gives an overview of asynchronous implementation.

Details

Verlag LAP LAMBERT Academic Publishing
Ersterscheinung 26. September 2018
Maße 22 cm x 15 cm x 0.4 cm
Gewicht 102 Gramm
Format Softcover
ISBN-13 9786139851294
Seiten 56

Schlagwörter