Weitere Formate
Softcover - 9789811513169
90,94 €
Autorenfreundlich Bücher kaufen?!
Beschreibung
This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASIC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.
RTL Design using VHDL
RTL Design using VHDL
Details
| Verlag | Springer Singapore |
| Ersterscheinung | 30. Januar 2020 |
| Maße | 23.5 cm x 15.5 cm |
| Gewicht | 626 Gramm |
| Format | Hardcover |
| ISBN-13 | 9789811513138 |
| Seiten | 251 |
Schlagwörter
Herstellerinformationen
Bekannt durch
