✍️ 🧑‍🦱 💚 Autor:innen verdienen bei uns doppelt. Dank euch haben sie so schon 411.512 € mehr verdient. → Mehr erfahren 💪 📚 🙏

Cmos design of tree multiplier using low power vlsi and full adder

Cmos design of tree multiplier using low power vlsi and full adder

von Sneha Dravyekar
Softcover - 9783659845710
45,90 €
  • Versandkostenfrei
Auf meine Merkliste
  • Hinweis: Print on Demand. Lieferbar in 2 Tagen.
  • Lieferzeit nach Versand: ca. 1-2 Tage
  • inkl. MwSt. & Versandkosten (innerhalb Deutschlands)

Autorenfreundlich Bücher kaufen?!

Beschreibung

A modification to the Wallace reduction is presented that ensures that the delay is the same as for the conventional Wallace reduction. The modified reduction method greatly reduces the number of half adders; producing implementations with 80 percent fewer half adders than standard Wallace multipliers, with a very slight increase in the number of full adders.In case of CMOS, addition of a single input increases the device count by 2 and thus increases the propagation delay. New logic styles were developed to minimize the propagation delay and chip area.

Details

Verlag Scholars' Press
Ersterscheinung 27. Januar 2017
Maße 22 cm x 15 cm x 0.5 cm
Gewicht 125 Gramm
Format Softcover
ISBN-13 9783659845710
Seiten 72

Schlagwörter