✍️ 🧑‍🦱 💚 Autor:innen verdienen bei uns doppelt. Dank euch haben sie so schon 384.649 € mehr verdient. → Mehr erfahren 💪 📚 🙏

ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures

ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures

von Baby Janagam Ramachandran, Saranya Karunamurthi und Vinoth Kumar Bojan
Softcover - 9786139900619
39,90 €
  • Versandkostenfrei
Auf meine Merkliste
  • Hinweis: Print on Demand. Lieferbar in 5 Tagen.
  • Lieferzeit nach Versand: ca. 1-2 Tage
  • inkl. MwSt. & Versandkosten (innerhalb Deutschlands)

Autorenfreundlich Bücher kaufen?!

Beschreibung

Multipliers with large bit lengths have a major impact on the performance of digital circuits in many applications like cryptography, digital signal processing and image processing. The performances of many computational problems are often dominated by the speed at which a multiplication operation can be executed. This book gives a brief overview of various multipliers such as Baugh Wooley, Pezaris, Array, Booth, Vedic multipliers and Compressor based multipliers. The main objective is to compare various types of multiplier in terms of power consumption, area and delay. These signed multiplication concepts are implemented in Verilog HDL and implemented in Cadence RTL Compiler with 180nm technology.

Details

Verlag LAP LAMBERT Academic Publishing
Ersterscheinung 16. August 2018
Maße 22 cm x 15 cm x 0.4 cm
Gewicht 96 Gramm
Format Softcover
ISBN-13 9786139900619
Seiten 52

Schlagwörter