Advanced AES Core: Emulation of verilog HDL into FPGA core

Advanced AES Core: Emulation of verilog HDL into FPGA core

von Ashish Jadhav, Mahesh Kumbhar, Mahesh Walunjkar
Taschenbuch - 9783659161803
54,90 €
  • Versandkostenfrei
  • Hinweis: Print on Demand. Lieferbar innerhalb von 7 bis 10 Tagen
  • inkl. MwSt. & Versandkosten (innerhalb Deutschlands)
  • Hinweis: Print on Demand. Lieferbar innerhalb von 7 bis 10 Tagen
  • inkl. MwSt. & Versandkosten (innerhalb Deutschlands)

Autorenfreundlich Bücher kaufen?!

Beschreibung

This book emphasized on FPGA design to develop AES CORE using verilog HDL. Mainly the work focus on 5 modules like, key generation, shift rows, mix columns, xoring module and top module- integration. All these modules are authorized in verilog HDL language. The key generation module generates required keys from the given key. The left circular shift operation is performed by shift rows. The mix columns perform the matrix multiplication with constant matrix. Xoring module specifies the xoring the text data with the key. The top module indicates the integration of all modules and it is treated as the AES Core. Prior to AES, Data Encryption Standard (DES) is a widely used method of data encryption using a private (secret) key that was so difficult to break. With the Triple DES implementation of DES, there are 5.1 * 10^33 or more possible encryption keys that can be used.

Details

Verlag LAP Lambert Academic Publishing
Ersterscheinung Nicht bekannt Nicht bekannt
Maße 220 mm x 150 mm x 7 mm
Gewicht 189 Gramm
Format Taschenbuch
ISBN-13 9783659161803
Auflage Nicht bekannt
Seiten 116

Schlagwörter