Design of multiband flexible divider with low power single phase clock

The frequency synthesizer uses a prescaler as reported in the first-stage divider, but the divider consumes power. Most IEEE 802.11a / b / g frequency synthesizers employ SCL dividers as their first stage, while dynamic latches are not yet adopted for multiband synthesizers. In this paper, a dynamic, flexible Logic multiband integer-N divider based on pulse-swallow topology is proposed which uses a low-power wideband 2/3 prescaler and a wideband multi module 32/33/47/48 prescaler. The divider also uses an improved low-power cell for the swallow T-bit loadable counter. A Logic multiband dynamic, flexible integer-N divider is designed which uses the wideband 2/3 prescaler, multimodulus 32/33/47/48 prescaler. Since the maximum operating frequency of 6.2 GHz, has multimodulus 32/33/47/48 prescaler; Program the values ¿¿of (P) and Swallow (S) counters can actually be programmed to divide it over the whole range of frequencies. The P and S counters are programmed accordingly. The proposed multiband flexible divider also uses an improved loadable bit-cell for Swallow - counter and consumes a power of 0.96 and 2.2 MW, respectively provide a solution to the low power PLL Synthesizer