64-bit Dynamic FeedThrough Logic Adder: Design & Comparative Study

64-bit Dynamic FeedThrough Logic Adder: Design & Comparative Study

von Sachin Vishwakarma, Vivek Kumar Saxena
Taschenbuch - 9783659182747
49,00 €
  • Versandkostenfrei
  • Hinweis: Print on Demand. Lieferbar innerhalb von 7 bis 10 Tagen
  • inkl. MwSt. & Versandkosten (innerhalb Deutschlands)
  • Hinweis: Print on Demand. Lieferbar innerhalb von 7 bis 10 Tagen
  • inkl. MwSt. & Versandkosten (innerhalb Deutschlands)

Autorenfreundlich Bücher kaufen?!

Beschreibung

CMOS is an attractive technology for the realization of Very large Scale Integration (VLSI) system. Over past decade, CMOS technology has played an increasingly important role in the global integrated circuit design. However conventional static CMOS design techniques suffer from the drawback of higher penalty on silicon area, less density packed , low speed and high power dissipation. In these cases, it is desirable to implement smaller and faster gates.The increasing demand for low power very large scale integration (VLSI) can be addressed at different design levels,such as the architecture,circuit, and layout level. Addition is the most commonly used arithmetic operation in microprocessor and DSPs, and it is often one of the speed-limiting-element. Hence optimization of the adder both in terms of speed and/or power consumption should be pursued. During the design of an adder we have to make two choices in regard to different design abstraction levels. One is the responsible for the adder's architecture implemented with the one-bit full adder as a building block .The other defines the specific design style at transistor level to implement the one-bit full adder.

Details

Verlag LAP Lambert Academic Publishing
Ersterscheinung Juli 2012
Maße 220 mm x 150 mm x 4 mm
Gewicht 124 Gramm
Format Taschenbuch
ISBN-13 9783659182747
Auflage Nicht bekannt
Seiten 72

Schlagwörter